



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/669,655	09/25/2003	Yasushi Kinoshita	Q77597	5578
23373	7590	03/09/2005	EXAMINER	
SUGHRUE MION, PLLC 2100 PENNSYLVANIA AVENUE, N.W. SUITE 800 WASHINGTON, DC 20037			GEBREMARIAM, SAMUEL A	
			ART UNIT	PAPER NUMBER
			2811	

DATE MAILED: 03/09/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

10/669,655

Applicant(s)

KINOSHITA, YASUSHI

Examiner

Samuel A. Gebremariam

Art Unit

2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 29 November 2004.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-12 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-12 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

**DETAILED ACTION**

***Claim Rejections - 35 USC § 102***

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-12 are rejected under 35 U.S.C. 102(b) as being anticipated by Tobita, US patent No. 5,801,412.

Regarding claim 1, Tobita teaches (fig. 5) a semiconductor integrated circuit comprising a power supply wiring (VA) and a ground wiring (VB) and a decoupling capacitor (refer to col. 11, lines 40-49) formed between the power supply wiring (VA) and the ground wiring (VB), the decoupling capacitor having electrodes, wherein at least one of the electrodes (electrodes 6c-6f are connected layer 5a and 5a is considered to be a shield layer) of the decoupling capacitor comprises of a shield layer formed in a plane shape on a semiconductor substrate (1), and the shield layer is connected electrically directly to the semiconductor substrate via a diffusion layer (2d-2i) and is fixed to a power supply potential or the ground potential (refer to fig. 5 and col. 11, lines 40-49).

Regarding claim 2, Tobita teaches (fig. 5) the entire claimed structure of claim 1 above including another of the electrodes of the decoupling capacitor (9a and 9b), which opposes the electrode comprising the shield layer (5a) includes of a wiring layer (the wiring for either the power supply node or ground line) connected to wirings on an

Art Unit: 2811

uppermost layer of a multi-layer wiring structure via contact electrodes (the electrodes 9a and 9b also serve as contact electrodes), and a capacitor insulating film (7c and 7c) for forming the decoupling capacitor is provided between the wiring layer and the shield layer (5a).

Regarding claim 3, Tobita teaches (fig. 5) the entire claimed structure of claim 1 above including the shield layer is obtained by covering a plurality of protrusions formed on the substrate (refer to fig. 5).

Regarding claim 4, Tobita teaches (fig. 5) substantially the entire claimed structure of claims 1 and 3 above including a gate electrode (3e-3h).

The limitation that the protrusions are formed simultaneously with the gate electrode by the same formation process for the gate electrode is not given patentable weight because, this is considered a product-by-process claim. “[E]ven though product-by process claims are limited by and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior product was made by a different process.” *In re Thorpe*, 777 F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985).

Regarding claim 5, Tobita teaches (fig. 5) substantially the entire claimed structure of claims 1 and 3 including the decoupling capacitor is formed on element isolation oxide film (8c-8e).

Regarding claim 6, Tobita teaches (fig. 5) substantially the entire claimed structure of claim 1 above including the shield layer comprises of a silicon compound of a metal (col. 11, lines 23-28).

Regarding claim 7, Tobita teaches (fig. 5) substantially the entire claimed structure of claim 1 above including the decoupling capacitor circuit is formed on an element isolation oxide (8c-8e).

Regarding claim 8, Tobita teaches (fig. 5) substantially the entire claimed structure of claim 1 above including the shield layer comprises a silicon compound of a metal (col. 11, lines 23-28).

Regarding claims 9 and 10, Tobita teaches (fig. 5) substantially the entire claimed structure of claims 1 and 3 above including the diffusion layer (2d-2i) is a well (10) contact diffusion layer.

Regarding claims 11 and 12, Tobita teaches (figs. 5 and 9) the entire claimed structure of claims 1 and 3 above including the semiconductor substrate includes a p-well region and an n-well region. Tobita teaches an example of a CMOS circuit included in the peripheral circuit (Fig. 9A) and CMOS structural inherently implies the formation of both n-well and p-well regions in the semiconductor substrate.

### ***Response to Arguments***

3. Applicant's arguments with respect to claims 1-12 have been considered but are moot in view of the new ground(s) of rejection.

**Conclusion**

4. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Samuel A. Gebremariam whose telephone number is (571) 272-1653. The examiner can normally be reached on 8:00am-4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (571) 272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2811

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SAG  
March 2, 2005



EDDIE LEE  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800